A Design of a New Column-Parallel Analog-to-Digital Converter Flash for Monolithic Active Pixel Sensor
In: The Scientific World Journal, Vol 2017 (2017, 2017
academicJournal
Zugriff:
The CMOS Monolithic Active Pixel Sensor (MAPS) for the International Linear Collider (ILC) vertex detector (VXD) expresses stringent requirements on their analog readout electronics, specifically on the analog-to-digital converter (ADC). This paper concerns designing and optimizing a new architecture of a low power, high speed, and small-area 4-bit column-parallel ADC Flash. Later in this study, we propose to interpose an S/H block in the converter. This integration of S/H block increases the sensitiveness of the converter to the very small amplitude of the input signal from the sensor and provides a sufficient time to the converter to be able to code the input signal. This ADC is developed in 0.18 μm CMOS process with a pixel pitch of 35 μm. The proposed ADC responds to the constraints of power dissipation, size, and speed for the MAPS composed of a matrix of 64 rows and 48 columns where each column ADC covers a small area of 35 × 336.76 μm2. The proposed ADC consumes low power at a 1.8 V supply and 100 MS/s sampling rate with dynamic range of 125 mV. Its DNL and INL are 0.0812/−0.0787 LSB and 0.0811/−0.0787 LSB, respectively. Furthermore, this ADC achieves a high speed more than 5 GHz.
Titel: |
A Design of a New Column-Parallel Analog-to-Digital Converter Flash for Monolithic Active Pixel Sensor
|
---|---|
Autor/in / Beteiligte Person: | Chakir, Mostafa ; Akhamal, Hicham ; Qjidaa, Hassan |
Link: | |
Zeitschrift: | The Scientific World Journal, Vol 2017 (2017, 2017 |
Veröffentlichung: | Hindawi Limited, 2017 |
Medientyp: | academicJournal |
ISSN: | 2356-6140 (print) ; 1537-744X (print) |
DOI: | 10.1155/2017/8418042 |
Schlagwort: |
|
Sonstiges: |
|